|
Task Interface |
Top Previous Next |
|
An FPGA task in Diamond has a well-defined interface that controls the way it interacts with the rest of the system. When you write a task for an FPGA you must use this interface.
Languages Tasks may be implemented in any language, but the package file must be written in VHDL. If you choose to write a task in language others than VHDL, you have to compile the task yourself and provide Diamond with the resulting netlist. Refer to Designing FPGA tasks for further details.
|